

FIG. 1a





FIG. 1b






FIG. 3






FIG. 4

The state of the s





TO MEMORY FIG. 5c





FIG. 56



TO MEMORY FIG. 5d

14

Applicant: Martin Langhammer Atty. Docket; 174/205 DSP PROCESSOR ARCHITECTURE WITH WRITE DATAPATH WORD CONDITIONING AND ANALYSIS




FIG. 6





FIG. 7

Applicant: Martin Langhammer Sheet 7 of 8 Atty. Docket: 174/205 Trite: DSP PROCESSOR ARCHITECTURE WITH WRITE DATAPATH WORD CONDITIONING AND ANALYSIS



Applicant: Martin Langhammer Sheet 8 of 8

Atty, Docket: 174/205

Title: DSP PROCESSOR ARCHITECTURE
WITH WRITE DATAPATH WORD
CONDITIONING AND ANALYSIS

